



a photosensitive element for converting radiation into charge carriers;  
 a carrier storing element;  
 a first switch located in-between said photosensitive element and said carrier storing element; and

- 5 said photosensitive element also being connected to a voltage with a reset switch;  
 and the pixel array further comprising:  
 a timing circuit for resetting all the pixels of the array simultaneously.

10 13. A pixel array according to claim 12, wherein the carrier storing element of at least one pixel is an analog memory element such as a capacitor or a parasitic capacitor.

14. A pixel array according to claim 12, wherein each pixel is MOS-based.

15. A pixel array according to claim 12, further comprising an amplifier connected to each carrier storing element.

15 16. A pixel array according to claim 15, wherein an amplifier is located within at least one pixel structure to have an active pixel.

17. A pixel array according to claim 15, wherein an amplifier is placed outside at least one pixel structure to obtain a passive pixel.

18. A pixel array comprising a plurality of pixels, each pixel comprising:  
 a photosensitive element for converting radiation into charge carriers;  
 20 a carrier storing element;  
 a first switch located in-between said photosensitive element and said carrier storing element; and  
 said photosensitive element also being connected to a voltage with a reset switch;  
 and the pixel array further comprising:  
 25 a timing circuit for simultaneously opening the first switches of all the pixels of the array simultaneously.

19. A pixel array according to claim 18, wherein the carrier storing element of at least one pixel is an analog memory element such as a capacitor or a parasitic capacitor.

30 20. A pixel array according to claim 18, wherein each pixel is MOS-based.

21. A pixel array according to claim 18, further comprising an amplifier connected to each carrier storing element.

22. A pixel array according to claim 21, wherein an amplifier is located within at least one pixel structure to have an active pixel.

23. A pixel array according to claim 21, wherein an amplifier is placed outside at least one pixel structure to obtain a passive pixel.

5     24. A range pixel comprising:

a semiconductor substrate;

a radiation sensitive source of carriers in the substrate;

a non-carrier storing, carrier collecting region in the substrate;

at least two doped or inverted regions of a first conductivity type in or on the

10 substrate; and

a non-carrier storing, planar current flow, carrier transport pathway from or through the carrier collecting region to each doped or inverted region.